71. G. S. Lin and you will J. B. Kuo, “Fringing-Caused Slim-Channel-Effect (FINCE) Related Capacitance Decisions from Nanometer FD SOI NMOS Products Having fun with Mesa-Isolation Via three dimensional Simulation” , EDSM , Taiwan ,
72. J. B. Kuo, “Evolution from Bootstrap Approaches to Low-Current CMOS Electronic VLSI Circuits to own SOC Programs” , IWSOC , Banff, Canada ,
P. Yang, “Door Misalignment Impression Related Capacitance Decisions away from good 100nm DG FD SOI NMOS Unit that have letter+/p+ Poly Most useful/Bottom Gate” , ICSICT , Beijing, China
73. G. Y. Liu, Letter. C. Wang and you will J. B. Kuo, “Energy-Efficient CMOS High-Stream Driver Routine to the Subservient Adiabatic/Bootstrap (CAB) Technique for Reasonable-Stamina TFT-Lcd Program Applications” , ISCAS , Kobe, Japan ,
74. Y. S. Lin, C. H. Lin, J. B. Kuo and you may K. W. Su, “CGS Capacitance Event from 100nm FD SOI CMOS Products which have HfO2 High-k Gate Dielectric Offered Vertical and Fringing Displacement Effects” , HKEDSSC , Hong-kong ,
75. J. B. KUo, C. H. Hsu and you may C. P. Yang, “Gate-Misalignment Relevant Capacitance Conclusion of a beneficial 100nm DG SOI MOS Gizmos with N+/p+ Top/Bottom Gate” , HKEDSSC , Hong-kong ,
76. Grams. Y. Liu, N. C. Wang and J. B. Kuo, “Energy-Efficient CMOS Large-Stream Rider Routine towards Subservient Adiabatic/Bootstrap (CAB) Way of Low-Energy TFT-Liquid crystal display System Applications” , ISCAS , Kobe, The japanese ,